In integrated circuit design, physical design is a step in the standard design cycle which follows after the circuit design. At this step, circuit representations of the components (devices and interconnects) of the design are converted into geometric representations of shapes which, when manufactured in the corresponding layers of materials, will ...
In integrated circuit design, physical design is a step in the standard design cycle which follows after the circuit design. At this step, circuit representations of the components (devices and interconnects) of the design are converted into geometric representations of shapes which, when manufactured in the corresponding layers of materials, will ...
Lecture 6: VLSI Physical Design Automation (Part 2)
28mLecture 5: VLSI Physical Design Automation (Part 1)
28mLecture 4: VLSI Design Styles (Part 2)
28mLecture 3: VLSI Design Styles (Part 1)
28mLecture 2: Design Representation
28mLecture 1: Introduction
28mLecture 8: Floorplanning
30mLecture 7: Partitioning
30mLecture 14: Placement (Part 4)
30mLecture 13: Placement (Part 3)
30mLecture 12: Placement (Part 2)
30mLecture 11: Placement (Part 1)
30mLecture 10: Pin Assignment
30mLecture 9: "Floorplanning Algorithms
30mLecture 19: Global Routing (Part 2)
30mLecture 18: Global Routing (Part 1)
30mLecture 17: Grid Routing (Part 3)
30mLecture 16: Grid Routing (Part 2)
30mLecture 15: Grid Routing (Part 1)
30mLecture 26 : Clock Design (Part 3)
28mLecture 25 : Clock Design (Part 2)
28mLecture 23 : Detailed Routing (Part 4)
28mLecture 24 : Clock Design (Part 1)
28mLecture 21: Detailed Routing (Part 2)
28mLecture 22: Detailed Routing (Part 3)
28mLecture 20 : Detailed Routing (Part 1)
28mLecture 31: POWER AND GROUND ROUTING
34mLecture 30: CLOCK NETWORK SYNTHESIS (PART 4)
27mLecture 29: CLOCK NETWORK SYNTHESIS (PART 3)
27mLecture 28: CLOCK NETWORK SYNTHESIS (PART 2)
27mLecture 27: CLOCK NETWORK SYNTHESIS (PART 1)
27mLecture 36: Time Closure (Part 5)
29mLecture 37: Timing Driven Placement
29mLecture 35: Time Closure (Part 4)
29mLecture 34: Time Closure (Part 3)
29mLecture 33: Time Closure (Part 2)
29mLecture 32: Time Closure (Part 1)
29mLecture 42 : Miscellaneous Approaches to Timing Optimization?
32mLecture 41: Performance-Driven Design Flow
32mLecture 40 : Physical Synthesis (Part 2)
32mLecture 39: Physical Synthesis (Part 1)
32mLecture 38: Timing Driven Routing
32mLecture 47 : Layout Compaction (Part 2)
33mLecture 46 : Layout Compaction (Part 1)
33mLecture 45 : Design Rule Check
33mLecture 44 : Interconnect Modeling (Part 2)
33mLecture 43 :Interconnect Modeling (Part 1)
33mLecture 52 :
28mLecture 51 :
28mLecture 50 :
28mLecture 49 :
34mLecture 48 :
34mLecture 53 : Test Pattern Generation
28mLecture 54: Design for Testability
28mLecture 55: Boundary Scan Standard
28mLecture 56: Built-in Self-Test (Part 1)
23mLecture 57: Built-in Self-Test (Part 2)
23mLecture 61 : Gate Level Design for Low Power (Part 2)
31mLecture 60 : Gate Level Design for Low Power (Part 1)
31mLecture 59 : Techniques to Reduce Power
31mLecture 58 : Low Power VLSI Design
31mLecture 62 : Other Low Power Design Techniques
24mLecture 63 : Algorithmic Level Techniques for Low Power Design
30mLecture 64 : Summarization of the Course
14m