Advanced Logic Synthesis - Study24x7
Social learning Network

Warning: include(./views/auth.php): failed to open stream: Permission denied in /var/www/html/live/loginRightSlider.php on line 18

Warning: include(): Failed opening './views/auth.php' for inclusion (include_path='.:/usr/share/php') in /var/www/html/live/loginRightSlider.php on line 18
Advanced Logic Synthesis
broucher Course Brochure
Advanced Logic Synthesis
by Dhiraj Taneja

Advanced Logic Synthesis -The goal of the course is to study the components of digital design & advanced concepts in synthesis process To understand the importance of technology, libraries, design constraints, design rules To understand the usefulness of reports with respect to design on Area, Timing & Power...

0.0  (0 Ratings) 613 Learner
validy img Validity Unlimited
level All Level
level English
cover Img Preview not available
Program Fee
FREE
About This Course

Advanced Logic Synthesis -The goal of the course is to study the components of digital design & advanced concepts in synthesis process To understand the importance of technology, libraries, design constraints, design rules To understand the usefulness of reports with respect to design on Area, Timing & Power...


Warning: count(): Parameter must be an array or an object that implements Countable in /var/www/html/live/courseDetail.php on line 5432
Course Curriculum
5 Sections | 34 Lecture | 37h 41min total length
Expand all sections
Advanced Logic Synthesis

MOS Transistor

| 02h 06min total length
  • <?php echo $alt; ?>

    MOS Transistor

    39m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    MOS Transistor - Detailed Study?

    1h 86 min <?php echo $alt; ?>
Advanced Logic Synthesis

Digital timing in CMOS

| 05h 07min total length
  • <?php echo $alt; ?>

    Combinational Circuits & layout

    1h 64 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Delay

    1h 64 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Sequential Circuits

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Logical Effort

    59m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Circuit Families

    58m <?php echo $alt; ?>
Advanced Logic Synthesis

Process Of Synthesis, Libraries And Technology Mapping

| 13h 14min total length
  • <?php echo $alt; ?>

    Lab-01

    53m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-02

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-03

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-04

    1h 82 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Synthesis

    53m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Libraries

    1h 118 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    RTL Coding for Synthesis

    56m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Reading Design in DC

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Design Environment

    59m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Design Constraints

    1h 60 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Compile Flow and stratergies

    1h 67 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Analysis and Reporting

    56m <?php echo $alt; ?>
Advanced Logic Synthesis

Advanced Synthesis flow

| 04h 23min total length
  • <?php echo $alt; ?>

    Lab-05

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Advanced Synthesis Techniques

    54m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Datapath Extraction Guidelines

    54m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Power - Methodology and Analysis

    1h 96 min <?php echo $alt; ?>
Advanced Logic Synthesis

Timing Analysis

| 12h 49min total length
  • <?php echo $alt; ?>

    Lab-06

    1h 96 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-07

    1h 98 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-08

    1h 69 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lab-09

    56m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Static Timing Analysis - Concepts and Flow

    1h 79 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Interconnects and Delay calculation

    1h 62 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Clock and Exceptions

    1h 90 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    On Chip Variation

    1h 60 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Crosstalk

    1h 60 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Gaussian / Normal Distribution

    47m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Equivalence Checking / Formal Verification

    47m <?php echo $alt; ?>
show 2 more sections