CAD for VLSI Design - 1 - Study24x7
Social learning Network

Warning: include(./views/auth.php): failed to open stream: Permission denied in /var/www/html/live/loginRightSlider.php on line 18

Warning: include(): Failed opening './views/auth.php' for inclusion (include_path='.:/usr/share/php') in /var/www/html/live/loginRightSlider.php on line 18
CAD for VLSI Design - 1
broucher Course Brochure
CAD for VLSI Design - 1
by Prof. V. Kamakoti

A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc. How do we design these complex chips? Answer: CAD software tools. Learn how to build thesA modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks o...

0.0  (0 Ratings) 1217 Learner
validy img Validity Unlimited
level All Level
level English
cover Img Preview not available
Program Fee
FREE
About This Course

A modern VLSI chip has a zillion parts -- logic, control, memory, interconnect, etc. How do we design these complex chips? Answer: CAD software tools. Learn how to build thesA modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks o...

Show more
Warning: count(): Parameter must be an array or an object that implements Countable in /var/www/html/live/courseDetail.php on line 5432
Course Curriculum
1 Sections
Expand all sections
CAD for VLSI Design - 1

CAD for VLSI Design -1

799 Pages
  • <?php echo $alt; ?>

    CAD for VLSI Design - I

    24 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Evolution Of CAD Tools

    13 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Importance of Design Automation

    24 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    basic transistor fundamentals

    22 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Gate Level Modeling

    17 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Higher levels of Modeling

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Types of CAD tools

    15 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Verilog Quick Starter

    10 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction of Simulators

    14 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Verilog Syntax

    22 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Verilog- Operators and expressions

    27 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Hierarchical Design and methodology

    18 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Delay modeling

    16 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Delay modeling(Contd)

    17 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Blocking and Non Blocking assignments

    14 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Behavioural Modeling

    26 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Verilog Tasks and Functions

    18 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Memory  Modeling

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Advanced Delay Modeling

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Advanced Delay Modeling(contd)

    25 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Verilog Tricks

    19 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Logic Synthesis

    17 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Logic Synthesis (Contd)

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Logic Synthesis (Contd)

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Assignment Statements

    18 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Arithmetic Operators

    16 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Bit Selects

    22 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Conditional Statements

    22 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Case Statements

    21 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Case Statements (Contd)

    21 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Loops

    16 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Local & Integer Variables

    16 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Flip Flops with preset / clear

    19 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Blocking Vs Non Blocking Assignments

    20 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Synthesis: Unknowns and High Impedance

    23 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Optimization in Synthesis

    27 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Reconfigurable Computing

    19 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Optimization in Synthesis (Contd)

    22 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to FPGAs

    21 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to FPGAs (Contd)

    18 pages <?php echo $alt; ?>
  • <?php echo $alt; ?>

    The Altera Quartus Flow

    20 pages <?php echo $alt; ?>
More Courses by Prof. V. Kamakoti

CAD for VLSI Design II

by Prof. V. Kamakoti
4.0 (0)

1 Enrollments

Validity Unlimited

Free

NOC:Computer Organization and Architecture

by Prof. V. Kamakoti
0.0 (0)

0 Enrollments

Validity Unlimited

Free

NOC:Foundations to Computer Systems Design

by Prof. V. Kamakoti
5.0 (0)

5 Enrollments

Validity Unlimited

Free

NOC:Information Security - II(Course sponsored by ..

by Prof. V. Kamakoti
5.0 (0)

7 Enrollments

Validity Unlimited

Free

NOC:Information Security-3

by Prof. V. Kamakoti
5.0 (0)

10 Enrollments

Validity Unlimited

Free

NOC:Introduction to Information Security I

by Prof. V. Kamakoti
5.0 (0)

21 Enrollments

Validity Unlimited

Free

NOC:Information security - IV

by Prof. V. Kamakoti
0.0 (0)

0 Enrollments

Validity Unlimited

Free