Design Verification and Test of Digital VLSI Circuits - Study24x7
Social learning Network

Warning: include(./views/auth.php): failed to open stream: Permission denied in /var/www/html/live/loginRightSlider.php on line 18

Warning: include(): Failed opening './views/auth.php' for inclusion (include_path='.:/usr/share/php') in /var/www/html/live/loginRightSlider.php on line 18
Design Verification and Test of Digital VLSI Circuits
broucher Course Brochure
Design Verification and Test of Digital VLSI Circuits
by Dr Santosh Biswas

Design for testing or design for testability (DFT) consists of IC design techniques that add testability features to a hardware product design. The added features make it easier to develop and apply manufacturing tests to the designed hardware. The purpose of manufacturing tests is to validate that the product hardware contains no manufacturin...

0.0  (0 Ratings) 0 Learner
validy img Validity Unlimited
level All Level
level English
cover Img Preview not available
Program Fee
FREE
About This Course

Design for testing or design for testability (DFT) consists of IC design techniques that add testability features to a hardware product design. The added features make it easier to develop and apply manufacturing tests to the designed hardware. The purpose of manufacturing tests is to validate that the product hardware contains no manufacturin...

Show more
Warning: count(): Parameter must be an array or an object that implements Countable in /var/www/html/live/courseDetail.php on line 5432
Course Curriculum
11 Sections | 43 Lecture | 44h 26min total length
Expand all sections
Design Verification and Test of Digital VLSI Circuits

Introduction

| 03h 06min total length
  • <?php echo $alt; ?>

    Introduction to Digital VLSI Design Flow

    1h 71 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    High Level Design Representation

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Transformations for High Level Synthesis

    57m <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Scheduling , Allocation and Binding

| 04h 12min total length
  • <?php echo $alt; ?>

    Scheduling Algorithms-1

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to HLS: Scheduling, Allocation and Binding Problem

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Scheduling Algorithms-2

    1h 70 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Binding and Allocation Algorithms

    1h 67 min <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Logic Optimization and Synthesis

| 06h 23min total length
  • <?php echo $alt; ?>

    Two level Boolean Logic Synthesis-1

    1h 63 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Two level Boolean Logic Synthesis-2

    1h 63 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Two level Boolean Logic Synthesis-3

    1h 63 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Heuristic Minimization of Two-Level Circuits

    1h 63 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Finite State Machine Synthesis

    1h 63 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Multilevel Implementation

    1h 63 min <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Temporal Logic

| 04h 10min total length
  • <?php echo $alt; ?>

    Equivalence between CTL Formulas

    1h 68 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Temporal Logic: Introduction and Basic Operators

    1h 60 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Syntax and Semantics of CTL

    1h 60 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to formal methods for design verification

    1h 60 min <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Verification Techniques

| 03h 49min total length
  • <?php echo $alt; ?>

    Model Checking with Fairness

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Model Checking Algorithms II

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Model Checking

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Model Checking Algorithms I

    57m <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Binary Decision Diagram

| 05h 09min total length
  • <?php echo $alt; ?>

    Symbolic Model Checking

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Ordered Binary Decision Diagram for State Transition Systems

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Operation on Ordered Binary Decision Diagram

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Ordered Binary Decision Diagram

    1h 61 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Binary Decision Diagram: Introduction and construction

    1h 61 min <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Introduction to Digital Testing

| 02h 51min total length
  • <?php echo $alt; ?>

    Fault Equivalence

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Functional and Structural Testing

    57m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Digital VLSI Testing

    57m <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Fault Simulation and Testability Measures

| 03h 59min total length
  • <?php echo $alt; ?>

    Fault Simulation-1

    59m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Fault Simulation-2

    59m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Fault Simulation-3

    59m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Testability Measures (SCOAP)

    59m <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Combinational Circuit Test Pattern Generation

| 03h 16min total length
  • <?php echo $alt; ?>

    D-Algorithm-2

    1h 65 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    D-Algorithm-1

    1h 65 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Introduction to Automatic Test Pattern Generation (ATPG) and ATPG Algebras

    1h 65 min <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Sequential Circuit Testing and Scan Chains

| 02h 36min total length
  • <?php echo $alt; ?>

    Scan Chain based Sequential Circuit Testing-2

    52m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Scan Chain based Sequential Circuit Testing-1

    52m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    ATPG for Synchronous Sequential Circuits

    52m <?php echo $alt; ?>
Design Verification and Test of Digital VLSI Circuits

Built in Self test (BIST)

| 04h 50min total length
  • <?php echo $alt; ?>

    Memory Testing-2

    1h 72 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Memory Testing-1

    1h 72 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Built in Self Test-2

    1h 72 min <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Built in Self Test-1

    1h 72 min <?php echo $alt; ?>
show 8 more sections