NOC:Hardware modeling using verilog - Study24x7
Social learning Network

Warning: include(./views/auth.php): failed to open stream: Permission denied in /var/www/html/live/loginRightSlider.php on line 18

Warning: include(): Failed opening './views/auth.php' for inclusion (include_path='.:/usr/share/php') in /var/www/html/live/loginRightSlider.php on line 18
NOC:Hardware modeling using verilog
broucher Course Brochure
NOC:Hardware modeling using verilog
by Prof Indranil Sengupta

Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of geneti...

0.0  (0 Ratings) 1449 Learner
validy img Validity Unlimited
level All Level
level English
cover Img Preview not available
Program Fee
FREE
About This Course

Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuits, as well as in the design of geneti...

Show more
Warning: count(): Parameter must be an array or an object that implements Countable in /var/www/html/live/courseDetail.php on line 5432
Course Curriculum
8 Sections | 41 Lecture | 20h 47min total length
Expand all sections
NOC:Hardware modeling using verilog

Week 1

| 02h 23min total length
  • <?php echo $alt; ?>

    Lecture 5:

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 4:

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 3:

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 2:

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 1:

    28m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 2

| 03h 20min total length
  • <?php echo $alt; ?>

    Lecture 6: VERILOG LANGUAGE FEATURES (PART 1)

    31m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 7: VERILOG LANGUAGE FEATURES (PART 2)

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 8: VERILOG LANGUAGE FEATURES (PART 3)

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 9: VERILOG OPERATORS

    36m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 10:VERILOG MODELING EXAMPLES

    36m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 11: VERILOG MODELING EXAMPLES (Contd)

    36m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 3

| 02h 09min total length
  • <?php echo $alt; ?>

    Lecture 12: VERILOG DESCRIPTION STYLES

    29m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 13: PROCEDURAL ASSIGNMENT

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 14: PROCEDURAL ASSIGNMENT (Contd.)

    31m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 15: PROCEDURAL ASSIGNMENT (EXAMPLES)

    37m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 4

| 02h 22min total length
  • <?php echo $alt; ?>

    Lecture 17:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)

    32m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 17: BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)

    27m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 18:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 3)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 19:BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 4)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 20:USER DEFINED PRIMITIVES

    31m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 5

| 02h 13min total length
  • <?php echo $alt; ?>

    Lecture 21 : VERILOG TEST BENCH

    28m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 22 : WRITING VERILOG TEST BENCHES

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 23 : MODELING FINITE STATE MACHINES

    35m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 24 : MODELING FINITE STATE MACHINES (Contd.)

    35m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 6

| 02h 46min total length
  • <?php echo $alt; ?>

    Lecture 29 : SOME RECOMMENDED PRACTICES

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 28 : SYNTHESIZABLE VERILOG

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 27: DATAPATH AND CONTROLLER DESIGN (PART 3)

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 26 : DATAPATH AND CONTROLLER DESIGN (PART 2)

    33m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 25 : DATAPATH AND CONTROLLER DESIGN (PART 1)

    33m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 7

| 03h 01min total length
  • <?php echo $alt; ?>

    Lecture 36: SWITCH LEVEL MODDELING (PART 2)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 35: SWITCH LEVEL MODELING (PART 1)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 34: PIPELINE MODELING (PART 2)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 33: PIPELINE MODELING (PART 1)

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 32: BASIC PIPELINING CONCEPTS

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 31: MODELING REGISTER BANKS

    25m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 30: MODELING MEMORY

    25m <?php echo $alt; ?>
NOC:Hardware modeling using verilog

Week 8

| 02h 30min total length
  • <?php echo $alt; ?>

    Lecture 41 : VERILOG MODELING OF THE PROCESSOR (PART 2)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 40 : VERILOG MODELING OF THE PROCESSOR (PART 1)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 39 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 3)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 38 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 2)

    30m <?php echo $alt; ?>
  • <?php echo $alt; ?>

    Lecture 37 : PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 1)

    30m <?php echo $alt; ?>
show 5 more sections
More Courses by Prof Indranil Sengupta

Electronic Design Automation

by Prof Indranil Sengupta
0.0 (0)

1 Enrollments

Validity Unlimited

Free

NOC:Computer architecture and organization

by Prof Indranil Sengupta
4.0 (0)

5 Enrollments

Validity Unlimited

Free

NOC:Embedded System Design with ARM

by Prof Indranil Sengupta
0.0 (0)

2 Enrollments

Validity Unlimited

Free

NOC:Switching Circuits and Logic Design

by Prof Indranil Sengupta
0.0 (0)

1 Enrollments

Validity Unlimited

Free

NOC:VLSI Physical Design

by Prof Indranil Sengupta
4.0 (0)

5 Enrollments

Validity Unlimited

Free