The process of transforming a design entry information of the circuit into a set of logic equations in any EDA tool is known as _________ - Study24x7
Social learning Network
study24x7

Default error msg

Login

New to Study24x7 ? Join Now
Already have an account? Login
18 May 2019 10:32 AM study24x7 study24x7

The process of transforming a design entry information of the circuit into a set of logic equations in any EDA tool is known as _________

A

Simulation

B

Synthesis

C

Optimization

D

Verification

study24x7
Write a comment
  • geet sharma
  • Synthesis means to generate netlist, i.e. describing the circuit by the relation between inputs and outputs by using logic equations. Simulation is whereas to check the correctness of VHDL code and Optimization is to optimize the netlist; optimization is performed after the synthesis. Verification similarly uses different EDA tool to perform gate level verification.

    See more

    Related Questions
    500+   more Questions to answer
    Most Related Articles