What are data types in VHDL?Data Types in VHDLXST accepts the following VHDL basic types: Enumerated Types: BIT ('0','1') BOOLEAN (false, true) STD_LOGIC ('U','X','0','1','Z','W','L','H','-') where:'U' means uninitialized.'X' means unknown.'0' means low.'1' means high.'Z' means high impedance.'W' means weak unknown.'L' means weak low. - Study24x7
Social learning Network

Warning: include(./views/auth.php): failed to open stream: Permission denied in /var/www/html/live/loginRightSlider.php on line 18

Warning: include(): Failed opening './views/auth.php' for inclusion (include_path='.:/usr/share/php') in /var/www/html/live/loginRightSlider.php on line 18
22 May 2019 09:37 AM study24x7 study24x7

What are data types in VHDL?
Data Types in VHDL
XST accepts the following VHDL basic types: Enumerated Types: BIT ('0','1') BOOLEAN (false, true) STD_LOGIC ('U','X','0','1','Z','W','L','H','-') where:'U' means uninitialized.'
X' means unknown.
'0' means low.
'1' me...

See more

study24x7
Write a comment
Related Questions
500+   more Questions to answer
Most Related Articles